N and p channel MOSFETs from four bulk CMOS technologies and two CMOS/SIMOX technolopjes were characterized for total dose response up to 1 Mrad(Si0z) at temperatures from 10K to 1uIK. The peak transconductance in the linear region increased in n channel devices and decreased i n p channel devices for devices with lightly doped drain (LDD) implants. These changes were much larger as the temperature was decreased and were as much as a factor of 50 in p MOSFETs at 1OK. The one technology without LDD showed only a minor change in &n with dose even at 1OK. The changes in transconductance are most likely a result of hole trapping in the spacer oxide affecting the series resistance.
I. INTRODUCTION
There are many applications for microcircuits at temperatures of 1OOK and below. In some applications, the parts must also operate after exposure to long term ionization (total dose). The irradiation bias conditions and the allowable shifts in critical electrical parameters for the microcircuit transistors depend on the circuit application and can be quite different for analog and digital. In many applications of mixed signal and digital technologies an important parameter is transconductance which can affect speed and output drive. Transconductance, &n, is defined as the rate of increase in drain current per unit increase in gate voltage at a fmed source-drain voltage. What is actually measured in a MOSFET is an extrinsic transconductance, &ne, which may be defmed in terms of the mobility dependent intrinsic transconductance, hi, and a series 
gm i
Degradation of room temperature &n from total dose has been studied extensively and is attributed to mobility degradation from increased interface traps. In fact Ag, is often used as a measure of mobfity degradation from which the value of ANm is extracted [l]. However, in another study of room temperature degradation of &n from total dose, it was shown that both AN,, and ANm can modulate the resistivity of the bD region and hence alter the value of g, [2] . Total dose induced A g , at low temperature has not been widely reported. One study [3] based on in-house fabricated samples, suggests that since few, if any, interface traps are generated at 77K, degradation of &n may be a result of trapped positive charge very close to the Si-SiO, interface. Another study [4] suggested that the degradation of g,,, in LDDp channel devices was the result of trapped positive charge in the spacer oxide over the LDD region.
The depletion of the p type LDD increases its resistivity causing a degradation of &n without affecting mobility. They verified the mechanism by removing the LDD and demonstrating a reduction in A&.
In this study we show data from four bulk and two SIMOX technologies. The bulk technologies were all modified to some extent for operation at 77K. However, the SIMOX process technologies are room temperature digital processes which were characterized at temperatures down to 10K to determine the changes that would be required to optimize their performance and radiation hardness at low temperature. Three of the bulk and one of the SIMOX processes utilize spacer oxides and LDDs in both n and p channel transistors. Body ties to source were used to minimize the "kink" effect in both SIMOX technologies. Also, both SIMOX technologies used partially depleted transistors so that the front gate was not directly coupled to the backgate. Table 1 Test Samples Measurements were made on the bulk samples at NSWC Crane in a Gammacell 220 Co6O irradiator using a custom liquid nitrogen cryostat with a temperature controlled cold finger. The irradiation temperature was varied in the range of 80K to 120K. The data reported herein were taken at 8OK. Three sets of transistor pairs were pinned out in each package which allowed for irradiation of transistors at several different gate biases in a single package. The irradiation gate bias varied from -4 V to + 4 V in 1 V increments, Electrical data consisted of drain current, I, , versus gate voltage, V, , taken from accumulation to inversion in the linear region with a source-drain voltage, VDs, of 100 mV. The data were taken with a standard parameter analyzer connected to the test transistors through a low noise switch matrix using miniature coax cable. Current resolution with the test setup was on the order of 1 -10 PA.
The SlMOX devices were tested in a Co60 source at S-Cubed using a liquid helium dewar with temperature controller. Measurements were made at lOK, 4OK, and 80K at gate biases of 0 V and t 5 V for n channels and -5 V and 0 V for p channels. The electrical characterization was performed at drain voltages of 0.1 V and 1.0 V.
The test method was the standard in-situ stepstress approach with static dc irradiation bias and pre/post electrical measurements made at logarithmic total dose levels from 10 krad(Si0d to 1 Mrad(Si02). All irradiations and electrical measurements were made at temperature.
Electrical data were taken within a few seconds after irradiation. No long term or high temperature m e a l data were taken.
In. RESULTS

A. Bulk Technologies
Data are presented at a temperature of -8OK, for A& at an irradiation bias condition of 4 V, 0 V, and +4 V on both n andp channel transistors. The data presented cover the extremes of what was observed and provide a basis for suggesting a failure mechanism.
A typical result for an n channel MOSFET is shown in Figure 1 . Figure l a is a plot of log ID versus V, for a 250 8, gate oxide device at 8OK at several dose levels for an irradiation bias of VG= +4 V. The threshold voltage shift is seen to be on the order of 3.4 V at 700 krad(Si0,). Figure l b is a plot of g,,, (AID/AVG) versus I, for three dose levels. The data are plotted versus 1, rather than V, so that the shift in threshold voltage is factored out. The peak value of g,,,, is seen to increase with dose up to 15 percent 700 krad(Si0,).
The value of g,,, in the subthreshold region is seen to decrease by as much as 50 percent. However it should be pointed out that the V, step size was 100 mV which means that only 3 or 4 data points were taken in the subthreshold region. In addition, the dependence of ID on VG in subthreshold is exponential with an inverse slope (subthreshold swing) of about 60mV/decade at 8OK. The repeatability of VG from preirradiation to postirradiation was probably no better than 100 mV which could account for the observed changes in subthreshold g,,,. In inversion near peak &, however, the dependence of ID on V , is nearly linear (VDS = 0.1 V) resulting in a much smaller error in g, for small errors in the repeatability of V , . A typical result for a p channel device is shown in Figure 2 . In Figure 2a log I, versus V, is shown at several dose levels. Figure 2b is a plot of &I versus ID at the same dose levels. In this case the peak g,,, is seen to decrease with dose. The maximum degradation of peak g,,, is 25 percent at 1 Mrad(Si0,). In the subthreshold region the value of gm is seen to decrease by 25 percent. Agah the value of g,,, in the subthreshold region is less accurate because of the repeatability of V , .
A summary of the results for all four process technologies is given in Table 2 for n channel devices and Table 3 for p channel devices. The data are shown for 1 Mrad(Si0,) at three irradiation gate biases.
B. SIMOX Technologies
For the SIMOX devices the transconductance was measured in both the linear and saturated regions at lOK, transconductance versus drain current normalized to channel width for 1OK at various doses for n channel and p channel transistors, respectively, for the LDD process. The changes in both transistor types are very large, with a U3X increase in n channel devices at 1 Mrad(Si0,) and a 50X decrease in p channel devices at 1 Mrad(Si02). Figure 5 is a plot of the peak &n versus dose for n andp channel devices measured with vDs=o.1 V. Figure 6 shows the change in peak g,,,
versus dose for VDs= 1 V. In the saturated region of operation the changes are much smaller.
The results for the non-LDD device are shown in Fieure 7 for ~e a k e versus dose at 10K for both linear and 
Vendor
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N. DISCUSSION
The results of the total dose irradiations on bulk and SIMOX CMOS transistors at low temperature consistently show that in LDD technologies the peak &n increases in n channel and decreases inp channel devices. The effect is most pronounced in the linear region of operation and increases as the temperature is reduced. In the one n channel non-LDD sample, very little change was observed in peak A h even at a dose of 1 Mrad(Si0,) measured at vD,=o.1 V and at 1OK. These results are consistent with the mechanism proposed by Pantelakis, et al. [4] . The change in g , , , is a result of trapped positive charge in the spacer oxide affecting the resistivity of the LDD region. In n channels the series resistance decreases because of accumulation of the n type LDD and inp channels the series resistance increases because of depletion of thep type LDD. 
